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• Conversion system architectures for DPS
– Unregulated Intermediate Bus Converters 
(IBC)
– Regulated Intermediate Bus Converters 
• Isolated Point of Load converters (POLs)
• Non isolated POL: buck interleaved
• Digital control for high-frequency power 
conversion in Distributed Power Systems: 
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• Very complex Power Management Architectures in 
Computing & Networking Systems
– Many low voltage, high current and  tightly regulated 
voltage sources
– Accurate management for sequencing, tracking and 
fault management
– High Power density needed for real estate saving and 
Thermal management issues

















IBC = Intermediate Bus Converter




• EMI filter for attenuate high-frequency noise (both 
conducted and radiated) produced by the switching 
converters
• High-Power-Factor (HPF) rectifier for low-frequency 
harmonic standard compliance
• Isolated DC/DC converter for electrical isolation 










• Boost converter in 
CCM
• Average current 
mode
• High power factor
• Output voltage 
higher than peak 
input voltage






























AC: 90÷260VRMS DC: 400V
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Isolated DC/DC
• Phase-shift modulated Full-bridge converter




























































Example of Unregulated IBC
Fixed 50% duty-cycle:
1. Soft switching 
2. Small output inductor
3. Synchronous rectification 
Open-loop operation
Full-bridge, half-bridge

























Example of Regulated IBC
• Active-clamped for soft switching
• Synchronous rectification 
• Large output inductor
• High voltage rating device (60V) for SR 








































Example of Isolated POL










• No center-tapped windings
• Current ripple cancellation
• Splitted load current 























Non Isolated Point Of Load Converters
• Voltage Regulator Modules (VRMs)
– Power trend
– Interleaved buck converters
– Current sharing
– Adaptive voltage positioning
– Digital control for high-frequency power 
conversion in Distributed Power Systems: 













Specs VRD 10.x for Intel P4 Prescott
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Outline
• Voltage Regulation Modules (VRM)
– Power trend
– Interleaved buck converters
– Current sharing
– Adaptive voltage positioning
– Digital control for high-frequency power 
conversion in Distributed Power Systems: 




Single-Phase Synchronous Buck Converter
• High load current requires  the use of  parallel 
power MOSFETs or parallel power converters
Parallel device approach is not convenient 






















• Reduced current level per phase
• Reduced output current ripple 
• Reduced input current ripple































D=0.25, 0.5, 0.75  for the best cancellation effect 
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• Voltage Regulation Modules (VRM)
– Power trend
– Interleaved buck converters
– Current sharing
– Adaptive voltage positioning
• Digital control for high-frequency power conversion 
in Distributed Power Systems: current research 

















































Current Sharing in Parallel Channels
• Unmatched duty cycle
• Unmatched channel resistance






































Dc inductor current mismatch:
RL = load 
resistance
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• Even small mismatches of duty-cycle or of channel 
resistance generate serious current sharing issues
• Example with unmatched duty-cycles:
• Similar  results for small unmatched channel resistances 
(spread of MOSFET Rdson, difference on PCB layout, etc..) 




Duty-cycle difference (δ1-δ2)    [%]
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Outline
• Voltage Regulation Modules (VRM)
– Power trend
– Interleaved buck converters
– Current sharing
– Adaptive voltage positioning
– Digital control for high-frequency power 
conversion in Distributed Power Systems: 
current research activity at the University of 
Padova
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Specs VRD 10.x for Intel P4 Prescott Resistive output 
impedance
⋅TYP,out DROOP loadV = VID - TOB - R I
VRM Intel Specifications




• Adaptive voltage positioning (AVP) is required by VRM 
specs
• AVP is very effective on reducing VRM output caps:
– For given output caps, output voltage variation is halved






















• AVP is realized by VRM resistive output impedance
• Number of parallel electrolytic caps is determined by 
























































AVP: Control Block Diagram
• Closed-loop control on vT =vo+Rdroop·iL
• PI design so as to impose controller bandwidth 



























AVP: Control Block Diagram
• Closed-loop control on vT=vo+Rdroop·iL
• PI design so as to impose controller bandwidth 
ωc=1/(ESR·C)









































• The higher the control bandwidth, the lower the 
output capacitor requirement: C>1/(ωc·Rdroop)
• Need for high-performance controller
AVP with Ceramic Capacitors
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IBC = Intermediate Bus Converter




• EMI filter for attenuate high-frequency noise (both 
conducted and radiated) produced by the switching 
converters
• High-Power-Factor (HPF) rectifier for low-frequency 
harmonic standard compliance
• Isolated DC/DC converter for electrical isolation 










– Technology independent design 




• Lower Time to market (faster 
design process)
• Intellectual Property - IP
• Easy scaling with advances in        
fabrication technologies
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Critical Issues of Digital Control
• Lack of experienced people in digital design and power electronics
• Lack of understanding and research on how to realize simple 
digital IC which comply with the cost/complexity constraints of 
computing/telecom applications
– Specific dedicated digital or mixed-signal ICs are needed (no 
discrete uC or DSP)
• Quantization effects (limit cycles) and control delays (bandwidth 
limitation) has to be considered
• Conversion solutions and digital complexity
– High resolution DPWM
– High resolution AD and DA converters
Need of simple-mixed signal control architectures
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Research Activities in Digital Control
• Investigating the digital advantage
– Auto-tuning systems
– Complex power management
• Solving the digital trouble
– Mixed signal control architectures
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Features:
� Simple analog 
interface (low-
resolution DAC + 
comparator)
� No need for ADC 
and DPWM
� No quantization 
effects


































































• Investigation of PID autotuning techniques for 
digitally controlled voltage-mode synchronous 
buck converters
• Features:
�Closed-loop operation during autotuning
�Direct autotuning based on specified 



























DC-DC converterCommunication is 






































decode module & 
control all included 
in a single chip
Distributed dc-dc converters sharing the same voltage bus
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16-Phases Interleaved Buck Converter
• High number of phases enables higher switching 
frequencies and lower L
• The requirement for precise timing and automatic 
current sharing call for digital control
• Prototype
– 16 Phases Buck converter
– 1.56 MHz Switching Frequency (each channel)
– ≈25 MHz Sampling Frequency
– Vin = 3 V
– Vout = 1 V, Iout=8A
– qADC = 16 mV
– L = 300 nH
– Cout = 30 µF
Project in which our Ph.D student (Daniele Trevisan) was involved during his visit at 







Digital Control for 16-Phases Buck Converter
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